Problems with EE homework dealing with Octal D-FF and D Latch

In summary: So in this case, OE1 and OE2 should both be 0 to enable the outputs.In summary, the timing diagrams of the input bus and control inputs for the D Flip Flop and D-Latch are needed to show the values of AA and 55 respectively. The timing diagram includes OE1, WR1, OE2, and WR2. OEN is the Output Enable, which can be kept at 0 for this problem since the circuit is connected 1-to-1. The outputs should be enabled by driving OE1 and OE2 low (0) as indicated by the circle at the input of the chip schematic.
  • #1
s w
4
0

Homework Statement


Show the timing diagrams of the input bus and control inputs so the D Flip Flop has the value AA and the D-Latch has the value 55.
[PLAIN]http://img89.imageshack.us/img89/5047/babykg.jpg

The timing diagram consists of all the inputs, OE1, WR1, OE2, and WR2.

Homework Equations


NONE

The Attempt at a Solution


I mainly don't understand the purpose of OEN. I know that the latch will output the input when G is 1, and the flip flop will output on rising edge, but I honestly do not know how to store the data. I know that I must first load 55 into the flip flop, then pass that to the latch and then load in the AA but I am unsure how to actually load the information in. I assume it deals with OEN but I have not found a good explanation for that.
 
Last edited by a moderator:
Physics news on Phys.org
  • #2
s w said:

Homework Statement


Show the timing diagrams of the input bus and control inputs so the D Flip Flop has the value AA and the D-Latch has the value 55.
[PLAIN]http://img89.imageshack.us/img89/5047/babykg.jpg

The timing diagram consists of all the inputs, OE1, WR1, OE2, and WR2.

Homework Equations


NONE

The Attempt at a Solution


I mainly don't understand the purpose of OEN. I know that the latch will output the input when G is 1, and the flip flop will output on rising edge, but I honestly do not know how to store the data. I know that I must first load 55 into the flip flop, then pass that to the latch and then load in the AA but I am unsure how to actually load the information in. I assume it deals with OEN but I have not found a good explanation for that.

OEN is just the Output Enable. From the description of the problem, I would think you could keep the outputs enabled all the time for this problem. If you had two chips' outputs connected together, both feeding into one other chip's inputs, then you would need to control the OEN inputs of the two chips to keep them from fighting each other on their outputs. But as this circuit is just connected 1-to-1, I think you can just keep the OENs asserted.
 
Last edited by a moderator:
  • #3
Thanks for the reply. I think I figured out multiple ways to do it actually. Like you said, I could keep OEN at 0 all the time, well actually in this case wouldn't it be '1' since there is the not on the OEN?? Well, if I kept OEN enabled then I would just set G to 0 once it has the 55 loaded into it. Or I could keep G at 1 and then change the OEN1 to disabled once the 55 is loaded into the latch. Is this correct?

Actually I really want to know is, should OE1 and OE2 be 1 or 0 for this problem, given the 'not'.
 
  • #4
s w said:
Thanks for the reply. I think I figured out multiple ways to do it actually. Like you said, I could keep OEN at 0 all the time, well actually in this case wouldn't it be '1' since there is the not on the OEN?? Well, if I kept OEN enabled then I would just set G to 0 once it has the 55 loaded into it. Or I could keep G at 1 and then change the OEN1 to disabled once the 55 is loaded into the latch. Is this correct?

Actually I really want to know is, should OE1 and OE2 be 1 or 0 for this problem, given the 'not'.

The circle at the input of the chip schematic figure means that the input is active low, so drive both low to enable their outputs.
 
  • #5


I understand that learning new concepts and applying them can be challenging. In this case, it seems like you are struggling with understanding the purpose of the OEN input and how to properly load data into the flip flop and latch.

The OEN input, also known as the Output Enable input, is used to control when the output of the flip flop or latch is enabled. When OEN is high, the output of the flip flop or latch will be enabled, and when it is low, the output will be disabled. This is important because it allows us to control when the stored data is passed to the output.

To properly load data into the flip flop and latch, you will need to follow these steps:
1. Set OEN to low to disable the output.
2. Set the control inputs, WR1 and WR2, to the desired values to load data into the flip flop and latch.
3. Set the input bus to the desired data value (in this case, 55 for the latch and AA for the flip flop).
4. On the rising edge of the clock, set WR1 and WR2 to high to load the data into the flip flop and latch.
5. Once the data has been loaded, set OEN to high to enable the output. This will pass the stored data to the output.

I hope this explanation helps you understand how to properly load data into the flip flop and latch. Remember to always refer to your textbook or class notes for a more detailed explanation and practice problems to solidify your understanding. Keep up the good work!
 

Related to Problems with EE homework dealing with Octal D-FF and D Latch

1. What is the difference between an Octal D-FF and a D Latch?

An Octal D-FF (D flip-flop) is a sequential logic circuit that stores one bit of information, while a D latch is a level-sensitive device that can store one bit of information at a time. The main difference is that a D flip-flop has a clock input to control when the stored value is updated, while a D latch does not.

2. How do I convert a binary number to an octal number?

To convert a binary number to an octal number, divide the binary number into groups of three digits starting from the right. Then, assign each group of three digits a corresponding octal digit (0-7) based on the binary values. Finally, write the octal digits next to each other in the same order as the binary number groups.

3. Can an Octal D-FF be used as a memory element in a computer system?

Yes, an Octal D-FF can be used as a memory element in a computer system. It can store one bit of information at a time and is controlled by a clock input, making it suitable for storing and updating data in a computer system.

4. What are the common problems encountered when working with Octal D-FF and D Latch?

Some common problems encountered when working with Octal D-FF and D Latch include incorrect wiring, incorrect clock signal, and incorrect data input. It is important to check all connections and inputs carefully to ensure proper functioning of the circuit.

5. How can I troubleshoot issues with my Octal D-FF and D Latch circuit?

To troubleshoot issues with your Octal D-FF and D Latch circuit, you can use a logic analyzer or a multimeter to check the inputs and outputs of the circuit. You can also try replacing any faulty components or checking for any loose connections. Additionally, referring to the circuit's datasheet can help identify any potential issues or errors.

Similar threads

  • Engineering and Comp Sci Homework Help
Replies
1
Views
2K
  • Engineering and Comp Sci Homework Help
Replies
2
Views
3K
  • Engineering and Comp Sci Homework Help
Replies
1
Views
2K
  • Engineering and Comp Sci Homework Help
Replies
1
Views
1K
  • Engineering and Comp Sci Homework Help
Replies
4
Views
4K
  • Engineering and Comp Sci Homework Help
Replies
1
Views
2K
  • Engineering and Comp Sci Homework Help
Replies
4
Views
2K
  • Engineering and Comp Sci Homework Help
Replies
2
Views
5K
  • Computing and Technology
Replies
2
Views
31K
  • Engineering and Comp Sci Homework Help
Replies
2
Views
7K
Back
Top